

## Background



Today's wireless communication has become an omnipresent thrive for the most efficient devices being able to handle multiple standards such as Bluetooth, WiFi or Zigbee. As a result complex reconfigurable receiver architectures are required to handle all these different standards at once. The necessary computational effort and signal processing of the data is generally handled by the Digital Signal Processing unit as encountered in every mobile handset.

Any transmitted and received data however, is still analog and thus has to be converted to the digital domain with greatest precision. Most advanced Analog-to-Digital Converter (ADC) rely on  $\Sigma\Delta$  Modulator structures to obtain a highly accurate conversion and a more robust operation. Nonetheless, some challenges in the design of these  $\Sigma\Delta$ -ADCs remain, with clock jitter being on of the prominent issues. By disturbing the sampling instances of the  $\Sigma\Delta$ -ADC a severe degradation of the  $\Sigma\Delta$ -ADC's performance can occur.

## Task

This thesis aims at implementing a Phase-Locked Loop (PLL) which is able to generate a stable, low jitter clock signal for the  $\Sigma\Delta$ -ADC of the AixRF chip developed at the chair. Before starting with the design a thorough investigation of the PLL's requirements is necessary. Afterwards a suitable architecture will be chosen and implemented.

Masterthesis – Alexander Meyer



## Supervisor

Tobias Saalfeld

Kopernikusstr. 16, 52074 Aachen

ICT Cubes 2nd floor, Room 205

☎ 0241 80-20165

✉ tobias.saalfeld@ias.rwth-aachen.de